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Abstract—This paper introduces a backpropagation-based
technique for the calibration of the mismatch errors of time-
interleaved analog to digital converters (TI-ADCs). This tech-
nique is applicable to digital receivers such as those used in
coherent optical communications. The error at the slicer of
the receiver is processed using a modified version of the well
known backpropagation algorithm from machine learning. The
processed slicer error can be directly applied to compensate the
TI-ADC mismatch errors with an adaptive equalizer, or it can
be used to digitally estimate and correct said mismatch errors
using analog techniques such as delay cells and programmable
gain amplifiers (PGA). The main advantages of the technique
proposed here compared to prior art are its robustness, its
speed of convergence, and the fact that it always works in
background mode, independently of the oversampling factor and
the properties of the input signal, as long as the receiver con-
verges. Moreover, this technique enables the joint compensation
of impairments not addressed by traditional TI-ADC calibration
techniques, such as I/Q skew in quadrature modulation receivers.
Simulations are presented to demonstrate the effectiveness of
the technique, and low complexity implementation options are
discussed.
Index Terms—TI-ADC mismatch calibration, Error Backprop-
agation, Background Calibration, MIMO equalization.
I. INTRODUCTION
H
IGH speed digital receivers such as those used in
coherent optical communications [1]–[9] require high
bandwidth, high sampling rate analog to digital converters
(ADC). Current coherent receivers operate at symbol rates
around 96 Giga-baud (GBd) and require ADC bandwidths of
about 50GHz and sampling rates close to 150GHz. In the near
future symbol rates will increase to 128–150GBd or higher,
required bandwidths will be in the range of 65–75GHz, and
sampling rates in the 200–250GHz range. The technique
universally applied so far to achieve these high bandwidths and
sampling rates in coherent transceivers is the time interleaved
ADC (TI-ADC) [10], [11]. Frequency interleaved ADCs (FI-
ADC) may become a promising alternative in the near future
[12].
The performance of TI-ADCs is affected by mismatches
among the interleaves, particularly the mismatches of sampling
time, gain, and DC offset [13], [14]. There has been a
large body of literature dedicated to various techniques to
calibrate these mismatches [15]–[30]. For a thorough review
and discussion of previous TI-ADC calibration techniques,
please see [31], [32] and references therein. In general, existing
techniques suffer from one or more of the following draw-
backs: i) Dependence on the properties of the input signal or
the oversampling factor for proper operation [19]–[23], [33];
ii) Requiring an extra ADC to provide a reference [16], [18];
iii) Introducing intentional degradations (e.g., dither) in the
ADC output in order to find the calibration parameters [24],
[25], and iv) Slow convergence [15], [17]. In this paper we
propose a new background technique that overcomes the above
limitations, and is applicable to receivers for digital commu-
nications such as those used for coherent optical transmission
[1]. The basic idea consists in the use of a low complexity
adaptive equalizer, called Compensation Equalizer (CE), to
compensate the mismatches of the TI-ADC. The CE is adapted
using the stochastic gradient descent (SGD) algorithm and
a post processed version of the error available at the slicer
of the receiver, where the post processing is done using the
backpropagation algorithm [34], [35].
Next we discuss some of the state-of-the-art TI-ADC cali-
bration techniques and compare them to the one proposed in
this paper. The approaches developed in [16], [19], [21]–[23]
use the autocorrelation of the quantized signal to estimate the
timing mismatches and adjust them in the analog or digital
domain. One serious limitation of this technique is related
to the properties of the input signal [19], [21], which cause
the calibration algorithm to diverge for some particular input
frequencies (given by fin = m
fs
2M , withm ∈ {0, · · · ,M − 1}
where fs is the sampling rate and M is the number of
interleaves of the TI-ADC). This makes this technique not
suitable for receivers with a particular oversampling ratio
(OSR).
Other techniques perform the calibration based on statistical
properties of the quantized signal [20], [26], [27], [33]. His-
tograms of sub-ADC outputs are created and calculations such
as the variance or cumulative distribution function are made
to estimate the error introduced by the timing mismatch. The
effectiveness of these approaches depends on the input signal
characteristics and therefore their robustness is problematic. In
other examples, [20], [26] an auxiliary channel (working at the
overall sampling rate of the TI-ADC) is required to provide a
reference or to enable the estimation, respectively.
2Dither injection techniques are based on the addition of a
signal in either the analog or digital domain to facilitate the
estimation of the calibration parameters [25], [28], [29], [36].
They are often used in high resolution ADCs (> 10 effective
number of bits or ENOB). Depending on the level of the dither
signal, this technique can limit the swing of the input signal.
One of the most common limitations of existing techniques
is their inability to adjust calibration parameters of different
nature simultaneously. A technique where calibration of a
given impairment does not depend on calibration of the other
impairments is highly desirable. For example, the stability of
the calibration of the timing mismatch should not rely on how
free from offset, gain or bandwidth mismatches the sampled
signal is.
This work presents a new technique based on adaptive
equalization [37] that runs inherently in background and is able
to overcome the aforementioned limitations. The proposed
technique is intended to be applied in high-speed receivers for
digital communication systems such as those used in coherent
optical transmission [1].
Adaptive equalization has been shown [30], [38] to be a
powerful technique to compensate errors in TI-ADCs. How-
ever, its application to some types of receivers for digital
communications, particularly coherent optical transceivers, has
been limited by the lack of availability of a suitable error
signal to use in the SGD algorithm. In [30], [38] the equalizer
used to compensate TI-ADC impairments is the main receiver
equalizer, or Feedforward Equalizer (FFE). This is possible
in the referenced works because the FFE is immediately
located after the TI-ADC, without any other blocks in between.
Therefore the FFE can access and compensate directly the
impairments of the different interleaves. Also, the slicer error
carries information about the impairments of the individual
interleaves and therefore the FFE adaptation algorithm can
drive its coefficients to a solution that jointly compensates
the channel and the TI-ADC impairments. In the case of
coherent optical receivers there is at least one block, the Bulk
Chromatic Dispersion Equalizer (BCD) between the TI-ADC
and the FFE. The BCD causes signal components associated
with different interleaves of the TI-ADC to be mixed in a way
that makes the use of the FFE unsuitable to compensate them.
Therefore a separate equalizer, immediately located after the
TI-ADC, is necessary. This is the previously mentioned CE.
Although in this way the CE has direct access to the impair-
ments of the different TI-ADC interleaves, the slicer error is
not directly applicable to adapt it, because error components
associated with different TI-ADC have also been mixed by the
BCD (and possibly other signal processing blocks, depending
on the architecture of the receiver). This paper solves that
problem through the use of the backpropagation algorithm
[34], an algorithm widely used in machine learning [35]. Its
main characteristic is that, in a multi-stage processing chain
where several cascaded blocks have adaptive parameters, it
is able to determine the error generated by each one of
these sets of parameters for all the stages. Backpropagation
is used in combination with the SGD algorithm to adjust
the parameters of the CE in order to minimize the Mean
Squared Error (MSE) at the slicer of the receiver. The use
PBS LO
To
 D
S
PFiber
Optic
PLL
AFEOFE
Hyb
90°
TI-ADCTIAO/E
Hyb
90°
TI-ADCTIAO/E
TI-ADCTIAO/E
TI-ADCTIAO/E
Figure 1. Optical/analog front-end for a TI-ADC-based coherent optical
receiver. The optical signal is split into four electrical lanes that are converted
by a TI-ADC. PBS: polarization beam splitter; LO: local oscillator; 90o Hyb:
90o hybrid coupler.
of the CE in combination with the backpropagation algorithm
results in robust, fast converging background compensation
or calibration. As mentioned before, the compensation is not
limited to the impairments of individual TI-ADCs (which is
the case for traditional calibration techniques), but it extends
itself to the entire receiver analog front end, enabling the
compensation of impairments such as time skew between the
in-phase and the quadrature components of the signal in a
receiver based on Quadrature Amplitude Modulation (QAM)
or Phase Modulation (PM).
In the architecture just described, the compensation is
achieved by an all-digital technique. A variant of the technique
based on a mixed-signal calibration is also proposed in this
paper. In this variant, the backpropagation and the SGD
algorithms are used to estimate the TI-ADC mismatch errors,
but the equalizer per se is not built.
Because ultrafast adaptation is usually not necessary, the
backpropagation algorithm can be implemented in a highly
subsampled hardware block which does not require parallel
processing. Therefore the implementation complexity of the
proposed technique is low, as discussed in detail in Section V.
The rest of this paper is organized as follows. Section
II presents a discrete time model of the TI-ADC system
in a dual polarization optical coherent receiver. The error
backpropagation based adaptive compensation equalizer is
introduced in Section III. Simulation results are presented
and discussed in Section IV. The hardware complexity of the
proposed compensation scheme is discussed in Section V, and
conclusions are drawn in Section VI.
II. SYSTEM MODEL
Although the new compensation algorithm proposed in this
work can be applied to any high-speed digital communi-
cation receiver, to make the discussion more concrete we
focus the study on dual-polarization (DP) optical coherent
transceivers [1]–[5]. A block diagram of an optical front-end
(OFE) for a DP coherent receiver is shown in Fig. 1. The
optical input signal is decomposed by the OFE to obtain four
components, the in-phase and quadrature (I/Q) components of
the two polarizations (H/V). The photodetectors convert the
optical signals to photocurrents which are amplified by trans-
impedance amplifiers (TIAs). The analog front-end (AFE) is in
charge of the acquisition and conversion of the electrical signal
to the digital domain. Typically, oversampled digital receivers
3are used to compensate the dispersion experienced in optical
links (e.g., Ts =
T
2 where Ts and T are the sampling and
symbol periods, respectively) [4]. Next we develop the model
of the optical channel used in the remainder of this paper.
Let a
(P)
k = a
(P,I)
k + ja
(P,Q)
k be the k-th quadrature ampli-
tude modulation (QAM) symbol in polarization P ∈ {H,V }.
An optical fiber link with chromatic dispersion (CD) and
polarization-mode dispersion (PMD) can be modeled as a
2× 2 multiple-input multiple output (MIMO) complex-valued
channel [4] encompassing four complex filters with impulse
responses hm,n(t) where m,n = 1, 2. Then, the received
noise-free electrical signals provided by the optical demod-
ulator can be expressed as [4]
s(H)(t) = s(H,I)(t) + js(H,Q)(t) (1)
= ejω0t
[∑
k
a
(H)
k h1,1(t− kT ) + a
(V )
k h1,2(t− kT )
]
,
s(V )(t) = s(V,I)(t) + js(V,Q)(t) (2)
= ejω0t
[∑
k
a
(H)
k h2,1(t− kT ) + a
(V )
k h2,2(t− kT )
]
,
where 1/T is the symbol rate and ω0 is the optical carrier
frequency offset.
A. Discrete-Time Model of the AFE and the TI-ADC
In this section we introduce a discrete-time model for the
AFE and TI-ADC system of Fig. 1 including their impair-
ments. A simplified model of the analog path for one compo-
nent C ∈ {I,Q} in a given polarization P ∈ {H,V } is shown
in Fig. 2. Each lane of the AFE includes a filter with impulse
response c(P,C)(t) that models the response of the electrical
interconnections between the optical demodulator and the TIA,
the TIA response itself, and any other components in the
signal path up to an M -parallel TI-ADC system. Mismatches
between c(P,I)(t) and c(P,Q)(t) may cause time delay or
skew between components I and Q of a given polarization
P , which degrade the receiver performance. As we shall show
here, the proposed background calibration algorithm is able
to compensate not only the imperfections of the TI-ADC, but
also the I/Q skew and any other mismatches among the signal
paths.
The independent frequency responses of the M track and
hold units in an M -channel TI-ADC system are modeled by
blocks f
(P,C)
m (t) with m = 0, · · · ,M − 1. Each M -way
interleaved TI-ADC path is sampled every M/fs = MTs
seconds with a proper sampling phase. Parameters δ
(P,C)
m and
o
(P,C)
m model the sampling time errors and the DC offsets,
respectively. Path gains are modeled by
γ(P,C)m = 1 +∆γ(P,C)m
, (3)
where ∆
γ
(P,C)
m
is the gain error.
Following [30], [38], the sampling phase error δ
(P,C)
m and
the path gain γ
(P,C)
m are modeled by an analog interpolation
filter with impulse response p
(P,C)
m (t) followed by ideal sam-
pling as depicted in Fig. 3. Assuming that the bit-resolution of
the ADC’s is sufficiently high, the quantizer can be modeled
Q(.)+ +
Q(.)+ +
Quantizer
Q(.)+ +
Figure 2. Analog front-end for polarization P ∈ {H, V } and component
C ∈ {I,Q} in a TI-ADC-based DP coherent optical receiver.
Figure 3. Modified model of the analog front-end and TI-ADC for polar-
ization P ∈ {H, V } and component C ∈ {I, Q} in a DP coherent optical
receiver.
as additive white noise with uniform distribution. Also, at
high-frequency (i.e., 1/Ts), the offsets o
(P,C)
m generate an M -
periodic signal denoted as o˜(P,C)[n] such that o˜(P,C)[n] =
o˜(P,C)[n+M ] with
o˜(P,C)[m] = o(P,C)m , m = 0, · · · ,M − 1. (4)
Then, the digitized high-frequency samples can be ex-
pressed as
y(P,C)[n] = r(P,C)[n] + o˜(P,C)[n] + q(P,C)[n], (5)
where r(P,C)[n] is the signal component provided by the M -
channel TI-ADC, and q(P,C)[n] is the quantization noise (see
Fig. 3).
We define the total impulse response of a given subchannel
as
h(P,C)m (t) = c
(P,C)(t)⊗ f (P,C)m (t)⊗ p
(P,C)
m (t), (6)
where m = 0, · · · ,M − 1 and ⊗ denotes the convolution
operation. Let H
(P,C)
m (jω) and S(P,C)(jω) be the Fourier
transforms (FTs) of h
(P,C)
m (t) and s(P,C)(t), respectively.
In digital communication systems with spectral shaping is
|S(P,C)(jω)| ≈ 0 for |ω| ≥ pi/Ts. Further assuming that
|H
(P,C)
m (jω)| ≈ 0 for |ω| ≥ pi/Ts, the analog filtering of Fig.
3 can be represented by a real discrete-time model as depicted
in Fig. 4 by using
h(P,C)m [n] = Tsh
(P,C)
m (nTs), m = 0, · · · ,M − 1. (7)
Therefore it can be shown that the digitized high-frequency
signal can be expressed as:
r(P,C)[n] =
∑
l
h˜(P,C)n [l]s
(P,C)[n− l], (8)
4Figure 4. Equivalent discrete-time model of the analog front-end and TI-
ADC system with impairments for the signal component given by (8) (i.e.,
without DC offsets and quantization noise) for polarization P ∈ {H, V } and
component C ∈ {I,Q}.
where s(P,C)[n] = s(P,C)(nTs) and h˜
(P,C)
n [l] is the impulse
response of a time-varying filter, which is an M -periodic
sequence such h˜
(P,C)
n [l] = h˜
(P,C)
n+M [l], and defined by
h˜(P,C)n [l] = h
(P,C)
n [l], n = 0, · · · ,M − 1, ∀l, (9)
with h
(P,C)
n [l] given by (7)1. We highlight that (8) includes
the impact of both the AFE mismatches and the M -channel
TI-ADC impairments. Replacing (8) in (5), the digitized high-
frequency sequences result
y(P,C)[n] =
∑
l
h˜(P,C)n [l]s
(P,C)[n− l] + o˜(P,C)[n]+
q(P,C)[n]. (10)
B. Compensation of AFE Mismatch and TI-ADC Impairments
Similar to what was done in previous works [30], [38],
[39], we propose to use an adaptive digital compensation filter
applied after the mitigation of the offset sequence, i.e.,
x(P,C)[n] =
Lg−1∑
l=0
g˜(P,C)n [l]w
(P,C)[n− l], (11)
where g˜
(P,C)
n [l] is the M -periodic time-varying impulse re-
sponse of the compensation filter (i.e., g˜
(P,C)
n [l] = g˜
(P,C)
n+M [l]),
Lg is the number of taps of the compensation filters, and
w(P,C)[n] is the offset compensated signal given by
w(P,C)[n] = y(P,C)[n]− ˆ˜o
(P,C)
[n], (12)
with ˆ˜o
(P,C)
[n] being the estimatedM -periodic offset sequence.
The combination of the offset compensation blocks and the
compensation filters g˜
(P,C)
n [l] constitutes the Compensation
Equalizer (Fig. 5).
A proper strategy to estimate the response of the CE is
required. Notice that adaptive calibration techniques based on
a reference ADC such as in [39] cannot be used to compensate
mismatches between the I and Q signal paths. In the following
we propose the backpropagation technique to adapt the CE.
1See [39] and references therein for more details about this formulation.
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Figure 5. Block diagram of a dual-polarization optical coherent receiver with
the Compensation Equalizer (CE) for mitigating the effects of both AFE
mismatches and TI-ADC impairments.
III. ERROR BACKPROPAGATION BASED COMPENSATION
OF AFE AND TI-ADC IMPAIRMENTS IN DP OPTICAL
COHERENT RECEIVERS
Based on the previous analysis, Fig. 5 depicts a block
diagram of the AFE+TI-ADC in a dual-polarization optical
coherent receiver with the adaptive calibration block, which
includes four instances of the real filter as defined by (11).
For simplicity, we modified the notation of the system model
of Fig. 4. Note that we use an integer index between 1 and
4 to represent a certain component in a given polarization:
“(1)” = (H, I), “(2)” = (H,Q), “(3)” = (V, I), and
“(4)” = (V,Q).
The main receiver functions are included in the digital signal
processing (DSP) block of Fig. 5, which works with samples
every Ts seconds. In summary, some of the most important
DSP algorithms used in these receivers are the chromatic
dispersion equalizer (or BCD), the MIMO FFE to compensate
the polarization-mode dispersion, Timing Recovery (TR) from
the received symbols, the Fine Carrier Recovery (FCR) to
compensate the carrier phase and frequency offset, and the
Forward Error Correction (FEC) decoder. Readers interested
in more details on optical coherent receivers can see [1]–[3]
and references therein.
A. All Digital Compensation Architecture
Let g
(i)
m [l] with i = 1, · · · , 4 be the filter impulse response
g˜
(i)
n [l] in one period defined as
g(i)m [l] = g˜
(i)
m+n0 [l], m = 0, · · · ,M − 1, (13)
where l = 0, · · · , Lg − 1 and n0 is an arbitrary time index
multiple of M . The filter taps of the CE g
(i)
m [l] are adapted by
using the slicer error at the output of the receiver DSP block.
Let e
(j)
k be the slicer error defined by
e
(j)
k = u
(j)
k − aˆ
(j)
k , j = 1, · · · , 4, (14)
where u
(j)
k is the input of the slicer and aˆ
(j)
k is the k-th
detected symbol at the slicer output (see Fig. 5). Notice that
the sampling rate of the slicer inputs u
(j)
k is 1/T , therefore
5_ +
LMS
_ +
_ +
_ +
Receiver
DSP
Blocks
EBP
Figure 6. Block diagram of the proposed error backpropagation (EBP) based
adaptation architecture for AFE+TI-ADC impairment compensation in a dual-
polarization optical coherent receiver with T/Ts = 2.
a subsampling of T/Ts is carried out after the receiver DSP
block. Then, we define the total squared error at the slicer as
Ek =
4∑
j=1
|e
(j)
k |
2. (15)
Let E{Ek} be the MSE at the slicer with E{.} denoting
the expectation operator. In this work we use the least mean
squares (LMS) algorithm to iteratively adapt the real coeffi-
cients of the CE given by (13), in order to minimize the MSE
at the slicer:
g
(i)
m,p+1 = g
(i)
m,p − β∇g(i)m,p
E{Ek}, (16)
where i = 1, · · · , 4,;m = 0, · · · ,M−1; p denotes the number
of iteration, g
(i)
m,p is the Lg-dimensional coefficient vector at
the p-th iteration given by
g
(i)
m,p =
[
g(i)m,p[0], g
(i)
m,p[1], · · · , g
(i)
m,p[Lg − 1]
]T
; (17)
β is the adaptation step, and ∇
g
(i)
m,p
E{Ek} is the gradient of
the MSE with respect to the filter vector g
(i)
m,p.
We emphasize that the computation of the MSE gradient
is not trivial since Ek is not the error at the output of the CE
block. To get the proper error samples to adapt the coefficients
of the filters as expressed in (16), we propose the back-
propagation algorithm widely used in machine learning [34],
[35]. Towards this end, the slicer errors are backpropagated
as described in [40]. Finally, based on these backpropagated
errors we can estimate the gradient ∇
g
(i)
m,p
E{Ek} as usual in
the classical LMS algorithm.
B. Error Backpropagation (EBP)
Without loss of generality, we assume that the receiver DSP
block can be modeled as a real time-varying 4×4MIMO T/2
fractional spaced equalizer (i.e., Ts = T/2), which is able to
compensate CD and PMD among other optical fiber channel
effects. Then, the downsampled output of the T/2 receiver
DSP block can be written as (see Fig 6)
u
(j)
k =
4∑
i=1
LΓ−1∑
l=0
Γ
(j,i)
2k [l]x
(i)[2k − l], j = 1, · · · , 4, (18)
where Γ
(j,i)
n [l] is the time-varying impulse response of the
filter with input i and output j, LΓ is the number of taps of
the filter, while x(i)[l] is the signal at the DSP block input i
given by (11), i.e.,
x(i)[n] =
Lg−1∑
l′=0
g
(i)
⌊n⌋M
[l′]w(i)[n− l′], i = 1, · · · , 4, (19)
where g
(i)
m is the impulse response defined by (13), ⌊.⌋M
denotes the modulo M operation, and w(i)[n] is the DC
compensated signal (12).
As usual with the SGD based adaptation, we replace the
gradient of the MSE, ∇
g
(i)
m,p
E{Ek}, by a noisy estimate,
∇
g
(i)
m
Ek. In the Appendix we show that an instantaneous
gradient of the squared error (15) can be expressed as
∇
g
(i)
m
Ek = αeˆ
(i)[m+ kM ]w(i)[m+ kM ], (20)
where α is a certain constant, w[n] is the Lg-dimensional
vector with the samples at the CE input, i.e.,
w
(i)[n] =
[
w(i)[n], w(i)[n− 1], · · · , w(i)[n− Lg + 1]
]T
,
(21)
while eˆ(i)[n] is the backpropagated error given by
eˆ(i)[n] =
4∑
j=1
LΓ−1∑
l=0
Γ
(j,i)
n+l [l]e
(j)[n+ l], (22)
with e(j)[n] being the oversampled slicer error obtained from
the baud-rate slicer error e
(j)
k in (14) as
e(j)[n] =
{
e
(j)
n/2 if n = 0,±2,±4, · · ·
0 otherwise
. (23)
Then, a full digital compensation architecture can be derived
by using an adaptive CE with
g
(i)
m,p+1 = g
(i)
m,p − µ∇g(i)m,p
Ek, (24)
where µ = αβ is the step-size. Furthermore, based on the
backpropagated error (22) it is possible to estimate the DC
offsets in the input samples as follows
oˆ
(i)
p+1[m] = oˆ
(i)
p [m]− µoeˆ
(i)[n+m], m = 0, · · · ,M − 1,
(25)
where oˆ
(i)
p [m] is the estimate at the p-th iteration of the DC
offset sequence in one period (see (12)), and µo is the step-size
of the DC offset estimator.
Competition between the CE and any adaptive DSP blocks
in Γj,in [l] (e.g., the FFE) may generate instability, therefore an
adaptation constraint must be included. For example, one of
the 4M sets of the filter coefficients can be limited to only
be a time delay line, for example, g
(0)
0 [l] = δl,ld where l =
0, · · · , Lg − 1 and ld =
Lg+1
2 (Lg is assumed odd).
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Figure 7. Block diagram of the mixed-signal calibration variant. The
calibration with analog elements enables power consumption reduction. The
EBP is the same as the all-digital variant.
Since channel impairments change slowly over time, the
coefficient updates given by (24) and (25) do not need to
operate at full rate, and subsampling can be applied. The
latter allows implementation complexity to be significantly
reduced. Additional complexity reduction is enabled by: 1)
strobing the algorithms once they have converged, and/or 2)
implementing them in firmware in an embedded processor,
typically available in coherent optical transceivers. Practical
aspects of the hardware implementation shall be discussed in
Section V.
C. Mixed-Signal Compensation Architecture
A mixed-signal based calibration technique can be also
derived from the error backpropagation (EBP) algorithm de-
scribed in the previous section. Toward this end, sampling
phase, gain, and offsets are adjusted before the ADC2 by using
the gradient of the backpropagated slicer error as depicted in
Fig. 7. Similarly to the full digital solution, the DC offsets
in the mixed-signal calibration approach are compensated by
using (25). The gain is iteratively adjusted by using
γˆ
(i)
m,p+1 = γˆ
(i)
m,p−µγ eˆ
(i)[m+kM ]w(i)[m+kM ], ∀k, (26)
where m = 0, · · · ,M − 1 and i = 1, 2, 3, 4. Finally, since the
backpropagated slicer error is available at the ADC outputs,
the sampling phase can be iteratively adjusted by using the
MMSE timing recovery algorithm [41], i.e.,
τˆ
(i)
m,p+1 =τˆ
(i)
m,p − µτ eˆ
(i)[m+ kM ]× (27)(
w(i)[m+ kM + 1]− w(i)[m+ kM − 1]
)
, ∀k
with m = 0, · · · ,M − 1. The calibration algorithm adjusts
analog elements already present in most implementations
of the TI-ADC [17], [42], [43]. The clock sampling phase
is adjusted with variable delay lines, gain and offset can
be corrected in the comparator or with programmable gain
amplifiers (PGA), if needed.
IV. SIMULATION RESULTS
The performance of the proposed backpropagation based
adaptive CE is investigated by running Montecarlo simulations
2Compared to the full-digital compensation architecture, notice that the
described mixed-signal solution is not able to compensate some effects such
as bandwidth mismatches.
Table I
PARAMETERS USED IN SIMULATIONS (UDRVD: UNIFORMLY
DISTRIBUTED RANDOM VARIABLE. VFS: FULL-SCALE VOLTAGE).
Parameter Value
Modulation 16-QAM
Symbol Rate (fB = 1/T ) 96 GBd
Receiver Oversampling Factor (T/Ts) 4/3
Fiber Length 100 km
Differential Group Delay (DGD) 10 ps
Second Order Pol. Mode Disp. (SOPMD) 1000 ps2
Speed of Rotation of the Pol. at the Tx 2 kHz
Speed of Rotation of the Pol. at the Rx 20 kHz
TI-ADC Resolution 8 bit
TI-ADC Sampling Rate (all interleaves) 128 GS/s
Number of Interleaves of TI-ADC (M ) 16
Number of Taps of CE (Lg) 7
Rolloff Factor 0.10
Nominal BW of Analog Paths (B0) (see (28)) 53 GHz
Gain Errors (see (3)) - UDRV ∆
γ
(i)
m
∈ [±0.15]
Sampling Phase Errors - UDRV δ
(i)
m ∈ [±0.10]T
Bandwidth Mismatches (see (28)) - UDRV ∆
B
(i)
m
∈ [±0.075]B0
I/Q Time Skew (see (29)) - UDRV τH , τV ∈ [±0.10]T
DC Offsets - UDRV o
(i)
m ∈ [±0.025]VFS
+
ASE
NOISE
Tx MZM
Slow
Pol.
Scrambler
(2KHz)
CD
(100km)
+
PMD
(DGD/SOPMD)
Fast
Pol.
Scrambler
(20KHz)
Optical
Dem.
TI-ADC
(w/ CE)
Rx
DSP
Figure 8. Block diagram of the system model used in the simulations.
of the setup shown in Fig. 8 and defined in Table I. Each
test consists of 500 cases where the impairment parameters
are obtained by using uniformly distributed random variables
(UDRV). The electrical analog path responses (6) are sim-
ulated with first-order lowpass filters with 3dB-bandwidth
defined by
B(i)m = B0 +∆B(i)m
, i = 1, 2, 3, 4; m = 0, · · · ,M − 1,
(28)
where B0 is the nominal BW and ∆B(i)m
is the BW mismatch.
Let τ
(i)
m be the mean group delay of the filter of the m-th
channel and i-th component. The impact of the I/Q time skew
of polarizations H and V defined as
τH = τ
(1) − τ (2), τV = τ
(3) − τ (4) (29)
with τ (i) = 1M
∑M−1
m=0 τ
(i)
m , is also investigated. We con-
sider a 16-QAM modulation scheme with a symbol rate of
1/T = 96GBd. Raised cosine filters with rolloff factor 0.10
for transmit pulse shaping are simulated (i.e., the nominal BW
of the channel filters is B0 = 1.1 ×
96
2 ≈ 53 GHz). The
optical signal-to-noise ratio (OSNR) is set to that required
to achieve a bit-error-rate (BER) of ∼ 1.2 × 10−3 (see [44],
[45] for the definition of OSNR). The oversampling factor
in the DSP blocks is T/Ts = 4/3. The fiber length is
100km with 10 ps of differential group delay (DGD) and
1000ps2 of second-order PMD (SOPMD). Rotations of the
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Figure 9. Histogram of the BER for 500 random cases with and without
CE for a reference BER of ∼ 1.2 × 10−3. Left: gain errors (only). Right:
sampling phase errors (only). See simulation parameters in Table I.
state of polarization (SOP) of 2 kHz and 20 kHz are included
at the transmitter and receiver, respectively. TI-ADCs with
8-bit resolution, 128GS/s sampling rate, and M = 16 are
simulated. The number of taps of the digital compensation
filters is Lg = 7.
A. Montecarlo Simulations of the Adaptive CE
Figs. 9 and 10 show the histograms of the BER for the
receiver with and without the CE in the presence of gain
errors, phase errors, I/Q time skew, and BW mismatches.
Only one effect is exercised in each case. Results of 500
random gain and phase errors uniformly distributed in the
interval ∆
γ
(i)
m
∈ [±0.15] (see (3)) and δ
(i)
m ∈ [±0.10]T ,
respectively, are depicted in Fig. 9, whereas Fig. 10 shows
results for 500 random BW mismatches (see (28)) and I/Q
time skews (see (29)) uniformly distributed in the interval
∆
B
(i)
m
∈ [±0.075]B0 and τH , τV ∈ [±0.10]T , respectively.
In all cases, it is observed that the proposed compensation
technique is able to mitigate the impact of all impairments
when they are exercised separately3. In particular, notice that
the proposed CE with Lg = 7 taps practically eliminates the
serious impact on the receiver performance of the I/Q time
skew values of Table I.
Fig. 11 shows histograms of the BER for the receiver with
and without the CE in the presence of the combined effects.
Results of 500 cases with random gain errors, sampling phase
errors, I/Q time skews, BW mismatches, and DC offsets as
defined in Table I, are presented. Performance of the CE with
Lg = 13 taps is also depicted. As before, note that the CE is
able to compensate the impact of all combined impairments.
Moreover, note that a slight performance improvement can be
achieved when the number of taps Lg increases from 7 to 13.
3Similar performance has been verified with random DC offsets [37].
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Figure 10. Histogram of the BER for 500 random cases with and without
CE for a reference BER of ∼ 1.2×10−3. Left: I/Q time skew (only). Right:
BW mismatch (only). See simulation parameters in Table I.
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impairments as defined in Table I. Reference BER of ∼ 1.2 × 10−3 . Top:
CE w/Lg = 7 taps. Middle: CE w/Lg = 13 taps. Bottom: without CE.
As mentioned in Section III-B, the impairments of the
AFE and TI-ADCs change very slowly over time in multi-
gigabit optical coherent transceivers. Therefore the coefficient
updates given by (24) and (25) do not need to operate at
full rate, and subsampling can be applied. Block processing
and frequency domain equalization based on the Fast Fourier
Transform (FFT) are widely used to implement high-speed
coherent optical transceivers [1]. Then we propose to use block
decimation of the error samples to update the CE. Let N be
the block size in samples to be used for implementing the
EBP. Define DB the block decimation factor. In this way, only
one block of N consecutive samples of the oversampled slicer
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Figure 12. Convergence of the CE in the presence combined impairments for
different block decimation factors DB with N = 8192.
error (23) every DB blocks, i.e.,
e(i)[kNDB + n], n = 0, 1, · · · , N − 1, ∀k (30)
with k integer, is used to adapt the CE. Fig. 12 depicts an
example of the temporal evolution of the BER in the presence
of combined impairments according to Table I for different
values of the block decimation factor DB with N = 8192.
The instantaneous BER is evaluated every 105 symbols and
then processed by a moving average filter of size 40. Gear
shifting is used to accelerate the convergence of the CE and
reduce the steady-state MSE. In all cases, notice that the use of
block decimation practically does not impact on the resulting
BER. Therefore it can be adopted to drastically reduce the
implementation complexity, as shall be discussed in Section
V.
B. Mixed-Signal Compensation of TI-ADC with Highly Inter-
leaved Architectures
The performance of the mixed-signal scheme of Section
III-C is investigated in typical hierarchical ultra high-speed
TI-ADCs such as those used in high speed receivers [42],
[43], [46]. This hierarchical TI-ADC architecture organizes
the T&H in two or more ranks with a high number of sub-
ADCs. Fig. 13 depicts an example with two ranks. Rank 1
includes M1 switches each of which feeds M2 T&H stages
of Rank 2. Then, M1 × M2 ADCs are used to digitize the
input signal. Successive approximation register (SAR) ADCs
are used for this application due to their power efficiency at the
required sampling rate and resolution. This approach relaxes
the requirements for the clock generation and synchronization.
Furthermore, the impact on the input bandwidth is reduced in
contrast to T&H with direct sampling [47]. As an example
of application of the mixed-signal compensation scheme of
Section III-C, its performance in a hierarchical TI-ADC with
M1 = 16 and M2 = 8 (i.e., M1 × M2 = 128 individual
converters) is evaluated. A clock jitter of 100 fs RMS is added
to this simulation. Notice that the mixed-signal calibration
algorithm adjusts the M1 sampling phases of the switches
in the first rank, and the M1 ×M2 gains and offsets of the
individual sub-ADCs.
Fig. 14 shows the temporal evolution of both the BER and
the mean signal-to-noise-and-distortion-ratio (SNDR) [42]. A
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Figure 13. Example of application of the proposed backpropagation based
mixed-signal calibration in a typical two-rank hierarchical TI-ADC.
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Figure 14. BER and SNDR evolution in a hierarchical TI-ADC based
DP optical coherent receiver with the backpropagation based mixed-signal
compensation in the presence combined impairments. M1 = 16 andM2 = 8.
slower convergence than the previous simulation is observed
as a result of the larger number of converters (i.e., 128 vs
16). Nevertheless, we verify that the proposed backpropagation
based mixed-signal compensation scheme is able to mitigate
the impact of the impairments in hierarchical TI-ADC. In
particular, note that the SNDR can be improved from ∼ 20dB
to ∼ 45dB by using the proposed background calibration
technique.
V. HARDWARE COMPLEXITY ANALYSIS
This section discusses some practical aspects of the imple-
mentation of the proposed compensation technique. We focus
on the two main blocks of the all digital architecture: the
compensation equalizer and the error backpropagation block.
A. Implementation of the Compensation Equalizer
As described in Section III, the compensation equalizer
in a DP optical coherent receiver comprises 4 real valued
finite impulse response (FIR) filters g˜
(i)
n [l] with i = 1, 2, 3, 4,
and l = 0, · · · , Lg − 1. From computer simulations of
Section IV it was observed that Lg = 7 is enough to properly
compensate the AFE and TI-ADC impairments. Therefore a
time domain implementation is preferred for the CE. Each
of these filters has M independent impulse responses g
(i)
n [l]
which are time multiplexed as g˜
(i)
n [l] = g
(i)
⌊n⌋M
[l] (see (13)).
Note that time multiplexing of filters with independent re-
sponses does not translate to additional complexity when the
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Figure 15. Example of a parallel implementation of the CE with M = 4,
Lg = 3, and parallelism factor P = 2M = 8.
filter is implemented with a parallel architecture. The use of
parallel implementation is mandatory in high speed optical
communication where parallelism factors on the order of 128 o
higher are typical. In these architectures, the parallelism factor
P can be chosen to be a multiple of the ADC parallelism
factor M , i.e., P = q ×M where q is an integer. Therefore
the different time multiplexed coefficients are used in fixed
positions of the parallelism without incurring in significant
additional complexity in relation to a filter with just one set
of coefficients (see Fig. 15). We highlight that the resulting
filter is equivalent in complexity to the I/Q-skew compensation
filter already present in current coherent receivers [1]. Since
the proposed scheme also corrects skew, the classical skew
correction filter can be replaced by the proposed CE without
incurring significant additional area or power.
B. Implementation of the Error Backpropagation Block
A straightforward implementation of error backpropagation
must include a processing stage for each DSP block located
between the ADCs and the slicers. Typically these blocks
comprise the BCD, FFE, TR interpolators, and the FCR. All
these blocks can be mathematically modeled as a sub-case
of the generic receiver DSP block used in Section III-B and
the Appendix. The EBP block is algorithmically equivalent
to its corresponding DSP block with the only difference that
the coefficients are transposed (i.e., compare (36) and (45)).
Therefore, in the worst case, the EBP complexity would be
similar to that of the receiver DSP block4. Since doubling
power and area consumption is not acceptable for commercial
applications, important simplifications must be provided.
Considering that AFE and TI-ADC impairments change
very slowly over time in multi-gigabit optical coherent
4Note that the LMS adaptation hardware of the FFE, the PLL of the FCR
and the PLL of the TR do not need to be implemented in the EBP path, which
further reduces the complexity of the latter.
transceivers, the coefficient updates given by (24) and (25)
do not need to operate at full rate, and subsampling can
be applied. The latter allows implementation complexity, and
particularly power dissipation, to be drastically reduced. In
Section IV-A we evaluated the performance with block dec-
imation where one block of N consecutive samples of the
oversampled slicer error are used everyDB blocks. Simulation
results not included here have shown a good performance even
with N = 8192 and DB = 256. The block based decimation
approach allows the EBP algorithm to be implemented in the
frequency domain when necessary to reduce complexity (for
example in the EBP of the BCD and FFE). This error decima-
tion reduces the power dissipation of the EBP to only 1/DB
of the power of the corresponding DSP blocks, equivalent to
less than 1% in the simulated example. However, the areas
of the EBP blocks are still equivalent to the area of their
corresponding DSP blocks. To reduce area, the EBP blocks
could be implemented using a serial architecture5 or a lower
parallelism factor. If a serial implementation is chosen, an area
reduction proportional to the parallelism factor is expected at
the expense of increasing the latency by a similar amount. The
resulting latency is 2× (NBCD+NFFE)×P samples, where
NBCD and NFFE are the block sizes of the FFTs used to
implement the BCD and FFE, respectively (factor 2 includes
the FFT / IFFT pair). The latencies of the EBP blocks for the
TR interpolators and FCR can be neglected. Therefore the CE
adaptation speed is not reduced by a serial implementation of
the EBP blocks if 2 × (NBCD + NFFE) × P < N × DB .
Details of efficient architectures for implementing the error
backpropagation block will be addressed in a future work.
VI. CONCLUSIONS
A new TI-ADC background calibration algorithm based
on the backpropagation technique has been presented in this
paper. Two implementation variants were presented, one of
them all-digital and the other mixed-signal. Simulation re-
sults have shown a fast, robust and almost ideal compensa-
tion/calibration of TI-ADC sampling time, gain, offset, and
bandwidth mismatches as well as I/Q time skew effects under
different test conditions in the example of application of a
DSP-based optical coherent receiver. Hardware complexity is
minimized with serial processing and decimation. As the tech-
nique runs in background, the calibration can track parameter
variations caused by temperature, voltage, aging, etc., without
operational interruptions.
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5Typically, a serial implementation requires that hardware such as multi-
pliers be reused with variable numerical values of coefficients, whereas in
a parallel implementation hardware can be optimized for fixed coefficient
values. This results in a somewhat higher power per operation in a serial
implementation. Nevertheless, the drastic power reduction achieved through
decimation greatly outweighs this effect.
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APPENDIX
In this Appendix the stochastic gradient of the squared error
defined by (20) is derived. The total squared error (15) is
Ek =
4∑
j=1
∣∣∣e(j)k ∣∣∣2 =
4∑
j=1
(
u
(j)
k − aˆ
(j)
k
)2
. (31)
with u
(j)
k given by (18). Define the average squared error as
EN =
1
2N + 1
N∑
k=−N
4∑
j=1
(
u
(j)
k − aˆ
(j)
k
)2
. (32)
The derivative of EN with respect to g
(i0)
m0 [l0] is
∂EN
∂g
(i0)
m0 [l0]
=
2
2N + 1
N∑
k=−N
4∑
j=1
e
(j)
k
∂u
(j)
k
∂g
(i0)
m0 [l0]
, (33)
where l0 ∈ {0, 1, · · · , Lg − 1}, m0 ∈ {0, 1, · · · ,M − 1},
and i0 ∈ {1, 2, 3, 4}. From the slicer error e
(j)
k given by (14),
define the Ts = T/2 oversampled slicer error as
e(j)[n] =
{
e
(j)
n/2 if n = 0,±2,±4, · · ·
0 otherwise
. (34)
Thus, (33) can be rewritten as
∂EN
∂g
(i0)
m0 [l0]
=
2
2N + 1
2N∑
n=−2N
4∑
j=1
e(j)[n]
∂u(j)[n]
∂g
(i0)
m0 [l0]
, (35)
where u(j)[n] is the oversampled compensation equalizer
output given by
u(j)[n] =
4∑
i=1
LΓ−1∑
l=0
Γ(j,i)n [l]x
(i)[n− l], j = 1, · · · , 4. (36)
The time index n can be expressed as
n = m+ k′M, m = 0, 1, · · · ,M − 1; ∀k′, (37)
with k′ integer. Then, omitting the constant factor 22N+1 , the
derivative (35) can be expressed as
∂EN
∂g
(i0)
m0 [l0]
∝
∑
k′
M−1∑
m=0
4∑
j=1
e(j)[m+ k′M ]
∂u(j)[m+ k′M ]
∂g
(i0)
m0 [l0]
.
(38)
Next we evaluate the derivative
∂u(j) [m+k′M ]
∂g
(i0)
m0
[l0]
. Assuming
that the DSP filter coefficients Γ
(j,i)
n [l] do not depend on
g
(i0)
m0 [l0], from (36) and (37) we verify that
∂u(j)[m+ k′M ]
∂g
(i0)
m0 [l0]
=
4∑
i=1
LΓ−1∑
l=0
Γ
(j,i)
m+k′M [l]
∂x(i)[m+ k′M − l]
∂g
(i0)
m0 [l0]
.
(39)
Based on (37), the signal at the DSP block input i given by
(19) can be rewritten as
x(i)[m+ k′M ] =
Lg−1∑
l′=0
g(i)m [l
′]w(i)[m+ k′M − l′]. (40)
Therefore,
∂x(i)[m+ k′M ]
∂g
(i0)
m0 [l0]
= w(i)[m+ k′M − l0]δm,m0δi,i0 , (41)
where δn,m is the Kronecker delta function (i.e., δn,m = 1 if
n = m and δn,m = 0 if n 6= m). Replacing (41) in (39) we
get
∂u(j)[m+ k′M ]
∂g
(i0)
m0 [l0]
=
LΓ−1∑
l=0
Γ
(j,i0)
m+k′M [l]w
(i0)[m+ k′M − l− l0]δm,m0 .
(42)
Using (42) in (38), we obtain
∂EN
∂g
(i0)
m0 [l0]
∝
∑
k′
4∑
j=1
e(j)[m0 + k
′M ]× (43)
LΓ−1∑
l=0
Γ
(j,i0)
m0+k′M
[l]w(i0)[m0 + k
′M − l − l0].
Finally, we set kM = k′M − l resulting
∂EN
∂g
(i0)
m0 [l0]
∝
∑
k
eˆ(i0)[m0 + kM ]w
(i0)[m0 + kM − l0], (44)
where
eˆ(i)[n] =
4∑
j=1
LΓ−1∑
l=0
Γ
(j,i)
n+l [l]e
(j)[n+ l] (45)
is the backpropagated error. Notice that (44) is the average
of the instantaneous gradient component given by eˆ(i0)[m0 +
kM ]w(i0)[m0+kM−l0]. Therefore, an instantaneous gradient
of the square error can be obtained as
∇
g
(i)
m
Ek ∝ eˆ
(i)[m+ kM ]w(i)[m+ kM ], (46)
where w[n] is the Lg-dimensional vector with the samples at
the CE input defined by (21).
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